2					Docket Number (Optional) BUR920020023.	Application Number				
INFORMATION DISCHOSURE CITATION					Applicant(s)	10/063,142				
(Use several meets (mecessary) MAY 0 6 2002					Timothy Lehner, et al.	S 1-17-11				
					03/25/02		Group Art Unit			
U.S. PATENT DOCUMENTS										
*EXAMINER INITIAL	REP	PALE CHARMEN TRAINCOOL	DATE		NAME	CLASS	CLASS SUBCLASS		FILING DATE IF APPROPRIATE	
- G16/		5,481,484	01/02/96	Ogawa et al.						
		5,535,146	07/09/96	Huang et al.				4		
		5,652,716	07/29/97	Battersby et al.						
		5,675,502	10/07/97	Cox						
		5,696,694	12/09/97	Khouja et al.						
		5,706,477	01/06/98	Goto						
		5,757,679	05/26/98	Sawai et al.						
		5,838,947	11/17/98	Sarin				>		
		5,920,489	07/06/99	Dibrino et al.				<i>,</i>		
(5,949,983	09/07/99	Baxter					`	
5W		6,005,829	12/21/99	Conn		1		,		
FOREIGN PATENT DOCUMENTS										
	REF DOCUMENT NUMBER		DATE	COUNTRY		CLASS	SUBCLASS	Trans	action NO	
		·	·							
			:							
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)										
Bina Ackalloor, Dinesh Gaitonde, "An Overview of Library Characterization in Semi-Custom Design" 5/97 IEEE 1998 Custom Integrated Circuits Conference, pp. 305-312										
Jerry D. Hayes and Larry Wissel, "Behavioral Modeling for Timing, Noise, and Signal Integrity Analysis" IBM Microelectronics Division										
EXAMINER CURON KOTA					DATE CONSIDERED	14/20	901			
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.										
2013 or war than next continuentestion to ablatestar										

ATTY DOCKET NO. SERIAL NO. BUR920020023US1 10/063,142 INFORMATION DISCLOPURE CITATION
(Use severe sheets if necessary) APPLICANT(S) Timothy Lehner, et al. GROUP FILING DATE MAY 0 6 2002 03/25/02 **U.S. PATENT DOCUMENTS** 'EXAMINER DOCUMENT NAMEDET : AR FILING DATE DATE NAME CLASS SUBCLASS INITIAL F-APPROPRIATE 6,035,115 03/07/00 Suzuki 06/27/00 6,080,201 Hojat, et al. 6,102,960 08/15/00 Berman, et al. 6,110,219 08/29/00 Jiang **FOREIGN PATENT DOCUMENTS** TRANSLATION DOCUMENT NUMBER SUBCLASS DATE COUNTRY CLASS YES NO OTHER DOCUMENTS: (Including Author, Title, Date, Pertinent Pages, Etc.) Chandrakasan et al., "Design of High-Performance Microprocessor Circuits" ISBN 0-7803-6001-X, IEEE Order No. PC5836, Chapter 16.3 pp. 338-345 Jessica Qian, et al., "Modeling the 'Effective Capacitance' for the RC Interconnect of CMOS Gates"
December 1994, Volume 13. No. 12, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
pp. 1526-1535 EXAMINER DATE CONSIDERED Z00 *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PT -A820 (als form PTO-1449)